Field Support Offices

EAST

500 Office Center Fort Washington Ind, Park Fort Washington, Pennsylvania 19034 315/528-9050

#60 Turner Street Weltham, Memachusettes 02154 817/899-9107

#Exchange Bank Building 1111 North Westshore Blvd Suite 414 Tamps, Floride 33607 813/876-1304

34 West Putnam 2nd Floor Greenwich, Conn. 06830 203/622-0958 CENTRAL

701 East trying Park Brid Suite 206 Rossile, Illinois 80173 312/529-3993

5100 Edine Ind, Blvd Edina, Minnesota 55436 612/835-7303

#228 Syers Road Suite 105 Miamistrung, Ohio 45342 513/855-3405

WEST

#17870 Skypark Circle Suite 107 Irvine, California 92714 214/549-0397

13300 Branchview Lane Farmers Branch, Texas 75234 2147243-1017

* 2025 Gateway Place Suite 268 Sen Jose, Celifornie 95011 408/287-5081

8878 North Central Avenue Suite 201 Phoenix, Arizona 85020 602/997-7573

*Offices that offer Field Application Engineering assistance.

Technical data is also available from your local MOSTEK representative or distributor, Please call!



1215 W. Croeby Rd. • Certoliton, Texes 75006 • 214/242-0444 In Europe contact MOSTEX GmbH. Talatrasse 172 D 7024 Fidentacli-1. W. Germany • Tele. (0711) 701096


Mosters receives the right to make changes in specifications at any time and without notice. The entermation furnished by Mosters in the publications believed to be accounted and reliable. Proviewer, no responsibility is assured by Mosters for its use on the draw frame than the contract of private size. The contract of the contract or private under any priving-invariant and patients and passed right of Mosters.

PRINTED IN USA February 1978 Publication No. MK78518

Copyright 1978 by Mostek Corporation All eights reserved



Z80 MICROCOMPUTER SYSTEM
Micro-Reference Manual



INTERRUPT VECTOR	MEMORY REFRESH R	
INDEX REGISTER	N IX	200000
INDEX REGISTER	HY	SPECIAL PURPOSE REGISTERS
STACK POINTER	SP	
PROGRAM COUN	TER PC	1)

Z80-CPU REGISTER CONFIGURATION

SUMMARY OF FLAG OPERATION

	D7				1			D0	
		1		1		P/		1	1
Instruction	S	Z		H		V	N	C	Comments
ADD A,s, ADC A,s		1	X	11	X	٧	0	1	8 bit add or add with carry
SUB 1, SBC A . 1, CP 1, NEG	1	1	Х	1.1	Х	V	1	1	B bit subtract, subtract with carry, compare and negate accum-
AND s	1	1	X	1	X	P	0	0	1
DR I; XDR I	- 4	1	X	0	X	P	0	0	Logical operations
INC s	- 1	1	X	- 1	Ж	V	0		8 bit ingrement
DEC:	- 1	1	X	1	X	V	1		8 bit decrament
ADD 00, \$\$			X	X	X		0	1	16 bit add
ADC HL, SS	1	1	X	X	X	V	B	1	18 bit add with carry
SBC HL SS	1 1	1	X	X	X	V	1	1	16 bit subtract with carry
REA, RECA, RRA, RRCA			X	0	X		B-	1	Rotata accumulator
RL L. RLC 1, RR 1, RRC 1, SLA 1, SRA 1; SRL 1	1	1	×	0	X	P	0	1	Rotate and shift locations
ALD, AAD	- 1	1	Ж	0	X	P	0		Rotate digit left and right
DAA	1	1	X	1	X	P		1	Decimal adjust accumulater
CPL			X	1	X		1		Complament accumulator
SCF			X	0	X		0	1	Set carry
CCF			Х	X	X		0	1	Complament carry
IN r, (C)	1	1	X	0	X	P	B		Input register indirect
NI, IND, DUTI, DUTD	×	1	X	X	X	X	1		§Block input and output
NIA, INDA, OTIA, OTOA	×	1.1	X	X	X	X	1		, IZ = D d 8 ≠ 0 otherwise Z = 1
LDI, LDD	X	X	X	0	X	1	D		Block transfer instructions
LDIA, LDDA	X	X	X	0	X	0	D		∫P/V = 1 if 8C ≠ 0, atherwise P/V = D.
CPI, CPIR, CPO, CPOR	X	1	X	X	X	1	1		Black search instructions
						1			Z = 1 of A = (HL1, otherwise Z = D
							ľ		P/V = 1 if 8C # 0, otherwise P/V = D
LD A, I, LD A, R	1	, 1	Х	0	Х	1FF			The content of the interrupt enable the flop (LEF) is copied in the P/V flag.
BIT 0, s	X	1	X	1	X	Х	D		The state of bit b of location s is copied into the 2 flag
The fellowing notation	nt used a	n the	tabl	1					
Symbol							Оре	1011	on
C Carry/link flee C	-1 of the	e ope	ratio	n pro	fuc e	d a ca	ry f	om 1	the MSB of the operand or result.
Zero Ilag Z+1 d									

										P/V = 1 if EC # 0, otherwise P/V = 0
10 A, I, LI	D A, R	1		1 ×	0	Х	1FF	8	•	The content of the interrupt enable (hip flop (LFF) is copied into the P/V flag.
BIT b, s		13	1	1 X	1	ĺχ	X	D		The state of bit b of location's is copied into the Z flag
The	fellowing notation is	usec	i an	the tab	Ka					
Symbol								Оре	ratio	on.
C	Compliant flow Co.	-0.				4	4			he MSB of the operand or result.
2	Zero Blog Z+1 d th								om i	unt au 20 Or fink Office fruiff die LASFIEF
S	Sign flag. S=1 if the						0.7810			
P/V							25.0			same flag. Logical operations affect this flag with the parity of
*14										r overflow of the result. If P/V holds perity, P/V-1 if the result of
										r overties of the result of the operation produced an overflow
н										d a carry into or borrow from bit 4 of the accumulator
N	Add/Subtract flag									
										I instruction IDAAI to properly correct the result into packed
										s with packed BCD formet
,	The flag is affected									s with packed BLD former
1	The flag at unchang					at or	link 0	privat	I GAL	
D	The flee is reset by				a Esdiva					
i	The flog is not by th									*
х	The flee is a "don't			iron						
ŷ	P/V line affected ac			to the			maula a	4 16.		-4
P	P/V tion affected ac									
,	Any one of the CPL							-	perati	egv.
4								house	for t	he perticular instruction.
to.	Any 16 bit location									
14	Any one of the two						0000	DIPL		frank land by my films
8	Reliesh counter	ad Mr		A Belline						
8	Blist value in range	<	1 2	< 22						
08	16 bit value in rang				>					

		1	-	-						\$01	URCE						_	_
			IMP	IE D				GISTE	R				INDIR		INDE	XEO	EXT.	MM
			1	И	A	6	C	0	E	Н	L	(HL)	(0C)	(DE)	(IX+d)			35
		A	ED 57	ED 5F	7F	78	79	7A	76	70	70	7E	0A	1A	0 D 7 E	FO 7E	AE H	3E n
		0			47	40	41	42	43	64	45	46			0 D 45	F0 48		06
		С			4F	48	49	4A	48	40	40	4E			0D 4E	FD 4E		0£
	REGISTER	D			57	56	51	52	53	54	55	58			DD 50	FD 50		16
		E			SF	58	58	SA	58	5C	50	\$E			DD 5E	FD 5E		16
		н			87	60	61	52	63	64	65	96			0 0 66	F0 66		26
		L			GF	68	63	5A	68	6C	60	6E			DD GE	FD GE		26
DESTINATION		(HL)			77	70	71	72	73	74	75							38
	NED INDIRECT	IBC)			02													
		(0 E)			12													
		(ix+d)			00 77 d	00 70 d	71 d	00 72 d	00 73	00 74	00 75							36 d
	INDEXED	[1Y od]			FD 77	FD 70 d	F0 71 d	FD 72	F0 73	F0 74	FD 75							FD 36
	EXT.AOOR	(na)			32 n					Ī								8_
		1			E0 47													
	IMPLIE0	Я			E0 4F													

	Symbolic	1				egs.				Dp-Cod	ie	No. of	No. of M	No. of T	1	
Мараванс	Decretion	8	Z		H		P/V	N	C	76 543 218	Нек	Sytes	Cycles	States	Com	HINN
LD r, s	1 = 1			X		X				01 r 3		1	1	4	1, 1	Re
LD r, n	f = B	•		Х	•	X			•	00 r 110		2	2	7	000	0
LD r, (NL)	r = IHL)			Х		x				01 / 110		1	2	7	010	0
LO r, (EXed)	r = (1)C+d)			X		X				13 011 101	DD	3	5	16	011	Ē
							ł			01 7 110		"	"		100	H
										- 1 -					101	- î.
L0 r, (IY+d)	r (IY+d)			X		X				13 111 101	FD	3	5	19	111	A
							l.			01 r 110			1.	"		
										- 6 -						
LD (HL), r	(HL) = r			X		х				01 110 r		l i	2	7		
LD (1X+d), r	(1X+d) - r			X		X				11 011 101	0.0	3	5	10.		
										01 110 r					1	
										- 6 -						
LD (IY+d), r	(IY+d) +-r			X		x				11 111 101	FD	3	5	19		
				1						01 110 7			1			
										- 6 -						
LD (HL), n	(HL) = n			Х		X				00 110 110	36	2	3	10		
										- 5 -						
LD (IX+d), n	(IX+d) = n			X		X				11 011 101	0.0	4	5	19		
										00 110 110	36					
										- 6 -				}		
										- 8 -						
LD (IY+d), a	(IYHI)—n			X		, х				11 111 101	FD	4	5	19		
										00 110 110	36					
										- 6 -						
										- 8 -						
LO A, 18C)	A-(0C)			X		×				00 001 010	0A	1	2	2		
LD A, (0 E)	A - (DE)	•		Х	•	х			٠	00 011 010	1A	1	2	2		
LO A, (mn)	A - (na)	•		Х		х	٠.			00 111 010	3A	3	4	13		
										- B -		1				
										- B -						
LO (BC), A	(6 C) A	•		х		х				00 000 010	02	1	2	7		
LD (DE), A	(DE)-A	•		Х	•	х			۰	00 010 010	12	1	2	2		
LD (nn), A	(nm) - A		•	χ		х		•	۰	00 110 010	32	3	4	13		
										- n -						
										- n -						
LO A, I	A (1	1	Х	0	Х)FF	0		16 101 101	ED	2	2	9		
	l	١.								01 010 111	57		11.			
LO A, R	A = R	1	1	Х	0	Х)FF	0		11 101 101	EO	2	2	1		
		1.								01 011 111	5F					
LO I, A	1 - A	•	•	х	•	Х		•	۰	11 101 101	EO	2	2	D.		
		1.							1	01 000 111	47			1	1	
LD R. A	R = A	٠	•	X		Х	11	•	•	11 101 101	EO	2	2	9		
	1		1	1						01 001 111	4F				[

Notes: e, s means any of the registers A, B, C, D, E, H, L

IFF the content of the interrupt enable flip-flop (IFF) is copied into the P/V flag

Flog Notation: •• flag not allected, 0 = flag reset, 1 = flag set, X = flag is unknown, 1 = flag is affected according to the result of the operation.

16-BIT LOAD GROUP 'LD' 'PUSH' AND 'POP'

			_			SOURCE						
						REGISTI	ER			IMM. EXT.	EX1. AQDR.	NEG.
			AF	86	DE	ИЕ	SP	IX	IV	ne	lnei	(SP)
		AF										F1
		80							. —	01 n	ED 46 n	CI
	R E D	DE								11 n	E0 50 n	01
DESTINATION	1	HŁ								21 n m	2A n	E1
	R	SP				F9		DD Fg	FO F6	31 n	E0 78 n	
		ιx								21 n	00 2A n	00 E1
		IY								FD 21 n	FD 2A n	FD E1
	EXT ADDR	(na)		ED 43 n	53 n	22 n	73 n	DD 22	F0 22 n			
PUSH INSTAUCTIONS	REG IND	(SP)	F5	C5	05	E5		00 E5	F0 E5			

AD1E. The Push & Pop Instructions adjust the SP after every execution

POF INSTRUCTIONS

16-BIT LOAD GROUP

	Symbolic	_		_	FI	pgs .				-	Dp-Cor		No. of		No.of T		
Marmonic	Operation	6	Z		Н		P/V	N	C		43 210	Hex	Bytes	Cycles	States	Com	quen (
LD dd, am	dd - nn	•	•	X		X		•		- 1			3	3	10	00 01	Pair BC
LD IX, nn	(X → mn	•	•	х		×	•	•	•	11 01	1 101	DO 21	4	4	14	10	DE HL SP
LD IY, nn	IV - en	٠		х	•	х	•	•	٠	00 10	1 101	FD 21	4	4	14		
LO HL, (nn)	H + (nn+1) L + (nn1	•		х	•	х	٠	•	٠	- 1	1 010	2 A	3	5	18		
LO dd, (nn)	ddy + (nn+1) ddy +(nn)	•	•	х	•	х	•	•	•	01 dd	1 101	EO	4	6	20		
LO (X, (nn)		٠		х	•	х		•	٠	11 01	1 101	00 2A	4	6	20		
LO 1Y,)nn)	IYH - 3nn+13 IYL -3nn)	٠		х	•	х	٠	•		11 11 00 10	1 101 1 010	FO ZA	4	6	20		
LO (ms), ML	Inn+11 - H (nn) - L			х		X				00 10	0 010	22	3	5	16		
LO (nn), dd	Inn:1) - ddy (nn) + dd L	•	•	X	•	х	•	•	•		10 011	EO	4	6	20		
LD (ne), IX]nn+1] = [XH	•	•	x	•	x		•	٠		1 101	DD 22	4	8	20		
LO (no), IY	(nn) + 17L (nn) + 17L	•		х	٠	х	٠	•	٠		1 101	FD 22	4	6	20		
LD SP. H L	SP - HL			x		х	١.			11 11		FS	1	1	6		
LO SP, IX	SP = IX	٠	•	x	•	x		•		11 01	1 101	00	2	2	10		
LO SP, IY	,2h + 1A	•	•	×	•	х	•			11 11	1 001 1 101 1 001	F9 FD F9	2	2	10	gq	Paur
PUSH qq	(SP-2) - qq L			х	•	х					0 101	13	1	3	11	00	80
PUSH IX	(SP-2) + QQH (SP-2) + (XL			х		х					1 101	00	2	4	15	01 10	HE
PUSH 1Y	(SP.1) = 1XH (SP.2) = 1YL	•	•	х	•	х				11 11		FD FD	2	4	15	11	AF
POP qq	(\$P1) = (YH qqH = (\$P+1)			x		х					0 101	E5	1	3	18		
POPIX	qq L - (SP) (XH - (SP+1)			х		х				11 01		00	2	4	14		
POPIY	X _L + (SP) Y _H + (SP+1) Y _L + (SP)			х	•	x				11 10 11 11 11 10		FD E1	2	4	14		

Notes: 6d is ney of the register pairs 6C, DE, HL_SP get is ney all this register pairs AE, 8C, DE, HL (PALRI_M, (PALR)_E refer to high order and low order might bits of the register pair respectively. e.g. BCL ° C. AFR * A

Flag Notation: • I liag not inflected, 0 = flag raset, 1 = flag set, X = flag is unknown, 1 flag is inflected according to this result of this operation.

EXCHANGES

			IMPLIED AD	DRESSIN	0	
		AF"	8C', 0E' 8 HL'	HL	- IX	IY
	AF	06				
IMPLIE D	0 € 0 € 8		D9			
	DE			EB		
REG.	(SP)			£3	00 E3	FO E3

REO.		SEAR CH LOCATI REG INDIR	
CHL		(HL)	
ED A0	'LOI' - Lood (DEI - (HL) Inc HL & DE, Doc BC	ED A1	'CPI' Inc NL Dec 0.C
ED 00	'LDIR' - Load (DE) - (ML) Inc HL & DE, Dec BC, Report until QC = 0	ED B1	'CPIR' - Inc NL, Dec 8C repest until 9C = 8 or find mate
EO AB	'LOD' - Lood (DE) - (HL) Dec HL & DE, Dec BC	ED A3	"CPD" - Dec HL & BC
ED BB	"LDDR" - Lead (DE)(HL) Dec HL & DE, Dec BC, Repeat until BC = 0	E0 09	'CPDR' - Dec NL & BC Report until BC • 0 or lind mad
	REO. INDIR (HL) ED AD ED OD ED AB ED	INDIR. (HL)	SOURCE SOURCE SOURCE SOURCE SOURCE SEC SOURCE SEC SEC

contents BC is byte counter

EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP

	Symbolic	_		_	FI	HIS.	_			L		p Cod			Ro. of M		
Marmonic	Deretran	2	2		н		P/V	N	C	78	543	210	Hex	Bytes	Cycles	States	Comments
EX DE, HL	DEHL			X		Х					101		EB	1	1	4	
EX AF, AF	AF -AF	•		X	•	X	•	•				800	08	1	1	4	
EXX	BC -BC.	•	•	×	•	х	•		•	11	011	001	09	1	1	4	Register bank and auxiliary register bank exchange
EX ISP1, HL	H ==(SP+1) L ==(SP)	٠	٠	х	٠	X	•	۰		11	100	011	E 3	1	5	1B	
EX (SP), IX	IXH-ISP-II		٠	х	•	×	•	٠	•		011		00 E3	2	6	23	
EX (SP), IY	1XL (SP)			х		×					111		FD	2		23	
EA (SP), 11	IYL -(SP)	·	1	^	ľ	^		Ĭ	ľ		100		E3	1	i .	23	
LDI	10E)-(HL) 0E + 0E+1 HL - HL+1 BC - BC 1	٠	•	×	D	×	1	0	•		101	101 000	E O AD	2	4	16	Load (RL) into (DE), increment the pointert and decrement the byte- counter (DCI
LDIA	IDE)-IHL) OE - DE+1 HL - HL+1 BC - BC1 Repeat until	•	•	х	0	×	0	0			110	101	E D 00	2 2	5 4	21 16	H 8C = 0
LD 0	BC = 0 IDEI=(HL) DE = DE I HL = HL I BC = DC I	•	•	x	0	х	1	0			101	101 000	ED AB	2	4	10	
LOOR	IDEI-INLI DE + DE 1 HL + HL 1 BC + BC 1 Repeat until		•	×	0	х	0	0	•			101	E0 88	2 2	5	21 16	N BC → O
DPI	A - (HL) HL - HL+1 DC - BC1	1	(2:	х	ı	Х	(1)	1				ID1 001	ED A1	2	4	16	
CPIR	A - IHL) HL - HL+1 OC - OC 1 Repeat antil A - IHL) or BC - D	1	1 (5,	x	4	х	1	1				ID1 001	ED B1	2 2	5	21 10	H BC ≠ 0 and A ≠ (Ht) H BC = 0 or A = (HL)
	ar . n		12				0										
CPD	A - (HL) HL - HL 1 OC - BC 1	1	i	×	1	X	1	1	•			101	E0 A9	2	4	16	
СРОЯ	A - (HL) HL - HL1 BC - BC1 Repeat until A - (HL) or BC - 0	1	1	×	ı	×	110	1				101 001	ED 09	2 2	5 4	21 16	II BC + G and A + (NE II BC = G or A + INL)

Notes: 1 P/V Rag is 0 if the result at BC 1 = 0, otherwise P/V = 1 (2 - 2 Tag is 1 if A = ENE), otherwise 2 = 0

12 Z Tieg is 1 if A * SNET, etherwise Z * U

Flag Notation • * Blag not affected, 0 * flag reset, 1 * flag set, X * flag is unknown, 1 * Blag is affected according to the result of the operation.

BC is byte counter

SOURCE

			HEGIST	TEN ADD	HESSING		-	HEG.	IND	EXED	IMME D
	A		c	а	E	H	L	(MF)	(h×xii)	{IY+4I	
'A00'	87								00	FO	
A00	87	80	81	82	83	84	85	38	86	86	CB
	-	-	-	-		-		-	DD -	ď	- 11
ADD w CARRY	RF	80	-69	8A	86	BC.	8.0	BE.	BE	FO	
'ADC'	0.	-		0.7	**	S.L.	80	WE.	d d	d d	CE
	_		-					-			- 15
SUBTRACT	87	80	81	82	83	94	85	96	00	FD	
'SUD'				94	9.3	34	9.3	77	86	96	08
	-							-	d	- 0	п
SUD w CANHY	96	88	99	BA	98	BC.	BD	45	00	FD	
'\$0 C'	1	0.0	83	96	9.0	85	şu	BE	38	86	DE
			-				-		d	4	n
AND'	A7	AD	A1	A2	A3	A4	A5		00	FD	
	100	1	"	n.z	A3	744	A5	AS	AG	A8	Eß
	-	-					-		d	d	- 19
XDR'	AF	AB	A9	AA	AB	AC	AD	AE	0.0	FO	
	1	7.0	~	- AA	A.	AL	AU	AE	AE	AE	EE
	-		 	-			-	-		d	n
DR.	87	80	81	82	83	84	85	9-5	88	FD B6	
	1	1			82	114	93	340	1	d	FB
	-		-						00	FD	
DMPARE	D.F.	88	DB	BA	88	BC.	BD	BE	BE	BE	
,Cb.	1	1		91	00	95	80	36	4		FE
			-				-	-	- DD -	d FD	
NCREMENT	30	04	DC	14	10	24	20	34	34	34	
"FRC"	1			- "		Α.	26	34	4	34	
	-	rto						-			
ECREMENT	3D	95	00	15	10	25	20	90	00	FD	
DEC.	30	9.0	00	13	10	9.3	50	35	35	35	
	The same of the sa								d	d	

	Symbolic				Fia	31				Dp-Code		Na.of	No.of M	No.of T		
Memoric	Operation	\$	Z		9		P/V	N	C	78 543 210	Hex	Bytes	Cycles	States	Comme	ris
ADD A, s	A + A + r A + A + n	1	1	X	-	x	V V	0	1	10 (000) r 11 (060) 110		2	2	4 7	000 001 010	Rep 8 C
ADD A. (HL)	A - A-(HL)	1		х	1	×	W	0	1	10 (0007110		1	2	7	D11	E
ADD A. (IX+d)	A + A+((X+d)	1	li.	X	1	X	v	0	li.	11 911 101	D.D.	3	5	19	100	н
									ľ	10 (000) 110	00	,	3	13	ID1	L A
ADD A, (tYH)	A - A+(IY+d)	1	1	х	1	х	٧	D	1	10 (000) 110	FO	3	5	18		
ADC A. s	A - AH+CY	1	1	×	1	х	v	0	:	150 F					5 IS 80'V 1	de a
SUB 1	A-A 1	l i	i.	×		х	v	1	i	10107					Dist.), Do	
58 C A, s	A-A 1 CY	i	1	×	i	X	v	1	l i	1011						shown to
AND 1	A-A 4 1	1	1	×	1	×	P	0	ı,	(100)					ADD inst	
DR s	A-A + s	1	1	×	9	х	P	0	D	[170]					The melos	
XD H s	A-A + 1	1	i.	х	0	X	P	0	0	[101]						ne [000] en
CP s	A 5	1	1	X	. 1	×	V	1	1	0.110						set above
NC r	1-1-1	1	i	х	1	х	v	0		00 r TOO		1	1	4		
INC (HL)	(HL)-(HL)-)	2	1	х	1	X	V	0	٠	00 110 [100]		1	3	111		
INC (IX+d)	(IX+d) = [IX+d)+1	3	i	X	i	×	٧	0	•	11 011 101 00 110 100	00	3	6	23		
NC () Y+d)	((Y+d) = ((Y+d)+1	1	1	X	1	×	٧	0	٠	11 111 101 00 110[100]	FO	3	6	23		
DECs	1-11	1	1	х	1	×	٧	1	•	(TOT)					115 any 0 (1X ed), (i shown for EC same and states Replace (Yedl as INC. I format I ms INC. IOO] with

Notes The V tymbol in the P/V flag column indicates that the P/V flag contains the overflow of the result of the operation. Similarly the P y maked indicates party V = 1 means overflow, V = 0 means not overflow, P = 1 means party of the result is even, P = 0 means party of the result is even.

Flag Motation • • Hag not effected, 0 • Hag reset, 1 • Hag set, X • Hag is unknown 1 • Rag is affected according to the result of the operation

	Symbolic				FI	legs .						p-Cod	ier .	No. of	No. of M	No. of T	
Marmonic	Operation	\$	Ž		H	Т	P/V	N	C	78	543	218	Hex	Bytes	Cycles	States	Comments
DAA	Converts acc, content into packed 8-CO following add or subtract with packed	1	1	×	1	×		•	1	00	100	111	27	1	1	4	Dacomal adjust accumulator
	BCD operands					1											
CPL	A - X	•		X	1	×	•	1	•	00	101	BIT	2F	1	1	4	Complement accumulator (Dne's complement
NEG	A - X+1	1	1	X	1	X	V	1	1	:11	101	101	ED	2	2		Negata acc, ftwo's
										01	000	100	44	1	1	_	tomolementi
CCF	CY - EV	٠	٠	X	×	X	•	0	-1	80	111	111	35	1	1	4	Complement corry
SCF	CY - I	٠	٠	X	0	×		0	1	00	110	111	37	1	1	4	Set corry flag
NOP	No operation ;			1 X		X				00	000	000	00	1	l i	4	
HALT	CPU halted			X		×			٠	01	110	110	76	1	l i	4	
01 *	IFF - 0	٠	۰	X		X				11	110	011	F3	1.3	1	4	
EI #	IFF + 1	٠		X		X				11	111	011	FB	1 1	1	4	
IM 0	Set interrupt	٠	۰	X		X				11	101	101	EO	2	2	1	
	mode 0									01	000	110	46				
160 1	Set interrupt	٠		×		×				111	101	101	ED	2	2		
	mode 1									01	010	110	56		-		
IM 2	Set interrupt	٠	٠	X		X				.11	101	101	ED	2	2	1	
	mode 2									01	011	110	SE				

GENERAL PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

MISCELLANEOUS CPU CONTROL

GENERAL PURPOSE AF OPERATIONS

27

2F

EO

44

3F

37

Decimal Adjust Act, 'DAA'

Complement Carry Flag, 'CCF'

Complement Acc, 'CPL'

Negata Acc, 'NEG'

(2's complement)

Set Carry Flag, 'SCF'

'NDP'	00
'HALT'	78
DISABLE INT '1011'	F3
ENABLE INT '(EI)'	F8
SET INT MODE O	ED 46
SET INT MODE 1	E0
SET INT MODE 2	E0

RESTART TO LOCATION 0038H

INDIRECT CALL USING REGISTER
1 AND 8 SITS FROM INTERRUPTING

DEVICE AS A POINTER

Notes IFF indicates the interrupt enable flip flop
CY indicates the carry flip flop

Fing Notation • • Plag not affacted, Q • Blag reset, I • Plag set, X • Plag is unknown,

to flag is affected according to the result of the operation.

a + Interrupts are not sampled at the end of El or DI

	Symbolic	L			FS	igs					D	p-Cad	0	No. of	NeadM	No.of T		
Marmone	Operation	\$	Z		H		P/V	N	C	76	543	210	Hea	Bytes	Cycles	Status	Com	ments
A00 HL, 16	HT - HT+H			X	Х	X		0	1	00	161	801		1	3	11	13	Reg.
						,									1		00	BC
ADC HL, 85	HL - HL+s+CY	1	- 1	Х	Х	X	· V	0	1	13	101	101	ED	2	4	15	83	30
										01	122	010					10	HL
																	11	SP
SBC HL, ss	HL - HL = CY	- 1	- 1	X	X	X	٧	1	1	11	101	101	ΕO	2	4	15		
										01	110	810						
400 IX, pp	X = X + pp			X	Х	X		0	1	11	011	101	00	2	4	15	90	Reg
										00	ppl	001			1		00	BC.
																	01	3.0
	i																10	£X
																	13	SP
100 IY. 11	1Y = 1Y + m	٠		X	X	X		0	1	11	111	101	FD	2	4	15	62	Reg.
										00	πI	8003			i l		00	BC
																	01	DE
																	10	IY
																	11	SP
NC ss	ns - ns + 1	٠	•	X		X				00	m0	013		1	1	8		
NCIX	IX = IX = 1	۰	۰	X	•	Х				11	011	101	0.0	2	2	10		
										00	100	811	23					
NCTY	1Y - (Y+1		٠	X	•	χ			٠	11	111	101	FD	2	2	10		
										00	100	011	23					
DEC 96	15 - 16 T			X		Х				00	101	011		1	1	0		
DECIX	IX + IX T			х		Х				11	011	101	00	2	2	01		
										00	101	013	28					
IEC IY	IY - IY 1			х		X				31	111	101	FD	2	2	10		
										00			28	-	1			

Notes as is any of the register pairs BC, DE, HL, SP pp is any of the register pairs BC, DE, IX, SP rr is any of the register pairs BC, DE, IY, SP

Flag Notation: • • flag not affected, 0 • flag reset, 1 • flag set, X • flag a unknown.

1 = flag is affected according to the result of the operation.

16-BIT ARITHMETIC

DESTINATION

SOUNCE

	T. color	8C	DE	HL	SP	1X	IY
	HL	09	18	25	39		
'ADD'	ix	00	00		DD 39	00 29	
	IY	FD 09	FO 19		FD 39		FD 29
ADD WITH CARRY AND SET FLAGS 'ADC'	HL	ED 4A	EO SA	ED BA	ED 7A		
SUB WITH CARRY AND SET FLAGS "SBC"	HL	€D 42	E 0 52	ED 02	ED 72		
INCREMENT 'INC'		03	13	23	33	23	FD 23
DECMEMENT 'DEC'		08	18	28	38	00 28	FD 28

14

ROTATE AND SHIFT GROUP

															Symbolic	L			Fte	gs.		_		Dp-Cod	la	Re.e	Fig.of	flo.el	
	Г	_	_	Set	88 921	d Best	inabae		_					Mnemonic	D-peration	s	z		н	ľ	v	я	C 78 9	643 218	Нех	Byzon			Comments
		Α		с	D	E	н	L	(HL)	hx-ai	HYMI		A	RLCA	(CY) - (7 - 0) -		•	х	0	х	•	0	1 00	000 111	07	1	T	4	Retete left circular accumulator
	RLC"	CD 07	CB 00	C8 01	Ca D2	C8 03	CB 04	CD 05	C0 06	88 CD	FB CO	RLCA	07	RLA	(CY) (7-0)	•		x	0	×	٠	0	1 00	018 111	17	,	1	4	Rotate left accumulator
-				CB	ca	CO		+	-	06 DD C0	FD CB			RRCA	A CY	•	٠	x	0	х	•	0	1 00	001 111	DF	1	1	4	Rotata right circul accumulator
1	ARC"	QF	08	09	0A	08	00	00	OE OE	d QE	a OE	'RRCA'	OF	ARR	A CY		٠	х	8	х	•	0	1 00	811 111	1F	1	1	4	Rotate right accumulator
	HL:	C8 17	C11	C8	CB 12	CB 13	CII 14	C8 15	CB 10	CB d	FD CB	'RLA'	17	PLCe		\$	1	х	D	х	Р	0		001 011 666 r	CD	2	2	0	Rotate left circule register s
	'88'	CII	CB	CO	C8	CB	CII	CB	СВ	0-0 CB	FD CO			ALC (HL)		1	1	×	0	Х	P	0		001 011 000 110		2	4	15	r Reg. 000 0 001 C
	HH.	1.F	10	19	14	10	10	10	16	d 1E DD	d 1E FD	'ARR'	11	ALC (IX +d)	(HL),(IX+d),(IY+d)	1	1	×	0	×	P	0	11	01 F 101 001 D11		4	0	23	010 D 011 E
7	SLA'	CD 27	C8 20	C0 21	C0 22	CB 23	C8 24	CB 25	CB 26	CB d 20	C0 d												00	d - 000 110					100 H 101 L 111 A
	SRA"	CB	CII	CII	CII	co	CB	C8	CB	00 C8	FD CB			RLC (IY+d)	J	1	\$	X	D	Х	P	0	11	111 F01 001 D11 d +		4	6	23	
		2F	20	29	2A	28	2C	20	2E	2E 88	d 2E FB			ALs	2 € (.HLJ.(IX+d),(IY+d)	1	1	х	0	х	P	0		0003 110 15103					Instruction forms
1	SAL'	GIII 3F	38	39	CB 3A	38	30	30	36	d d 3E	CB d JE			ANC:	2 = 0 - CY 2 = 1,(HU,(IX+d),(IY+d)	1	1	х	D	х	P	0	1	(TOO)					RLC's. To lorm r Bp-Code replace] of RLC's with shi
	ULD.								E8					AR a	[0-0]-[CY]	1	1	×	D	х	р	0	1	911					code
Ī	ппо"								£8					SLA:	2 = r,(HL),(IX+d),(IY+d) CY = (70) = 0 1 = I,(HL),(IX+d),(IY+d)	\$	1	×	0	х	P	D	1	100					
	C.	กะโ	ьу		0	Rota	to Circula							SRA s	7-0-CY	1		x	D	x	P	8	1	161)					
	C	<u>_</u> _[-	_	7	Rote Righ	te t Circul							SALı	$0 + 0 \longrightarrow 0 \longrightarrow 0$	١,		x	8	x	P	0		(111)					
	-[c	Υ	-	=		Rote									b+YII,(b+XII,(LIHI),1 = a	1													
	(C)	_		_]]]-0	Rote Right Shdt	3	adut.						M LB	A (7-43-0 (H	LI S	1	×	0	×	P	0		101 10		2	5	18	Rosese digit left right between th occumulator
	(C)		5	_	呈	Shelt	t Arishi							ARS	A (7-43-0) (F-43-0)(H	U I	\$	×	0	x	P	0		101 10 100 11		2	5	10	end tocation ENI The content of I upper half of the accumulator is

Flog Notation:

• • flog not affected, B • flog reset, 1 • flag set, X = flog is unknown, 1 • flag is effected according to the result of the operation.

BIT MANIPULATION GROUP

				RE	GISTER A	DORESSI	NG		REB.	INC	DEXED
	841	A	В	c	0	ε	н	L	(HL)	(EX =d)	(17+4)
	0	CB 47	CB	CII	C8	63	CB	CB	CB	CB	E8
		1 -	40	41	42	43	4.6	45	46	45	40
	1	CB 4F	CB 48	C8 48	C8 4A	CB	CB	CB	CB	CS	CS
			-	4	-	48	4C	40	4E	46	48
	2	CB 57	50	C8 51	CB	CO	CB	CB	CO	CB	Ç0
		CO	+	0 -	52	53	54	55	56	9-8 (00)	54 FO
	3	5F	C8 58	CB 59	CB SA	CB	CO	CB	CB	CS	CB
TEST						50	5C	50	56	36	CH
'BIT'	4	C8 87	60 60	CB	CO	CB	CO	CO	CB	C8	cii
			-	-	82	63	64	65	99	86	86
	5	CB BF	60	CB	CO	CB	CB	CB	CB	CB	CB
	-		68	60	BA	68	00	80	8.8	86	55
	- 6	CB	CB	CB	CB	CB	Ca	63	CB	Ce	50 C8
		77	70	71	77	13	74	75	76	76	70
	1	CO	CB	CB	CB	CB	CB	CB	CB	76 00 00	78 FD CB
	L.	7 F	78	70	7A	7.8	7.0	70	7E		78
	0	CB	CB	CB	CB	CO	68	CB	CB	28 00 00	CB
		07	86	01	82	83	84	85	86	0.0	84
	1	CB	CO	CS	FD CB						
		0F	88	89	BA	88	BC	00	8E	- 0	-46
		CB	CO	CB	CB	CB	CB	CB	CB	00 00	10
	2	87	90	91	02	83	94	85	96	96	d DA
	3	C0	CB	CO	CO	CB	CB	CO	CR	00	10
RESET	,	96	00	89	BA	10	BC	OD.	96	40	- 4
BIT		CB	CB	CB	63	CII	CO	CB	CII	DD CB	20
AES"	4	A7	A0	A1	A2	A3	A4	A5	AB	- 6	- 4
		CB	CO	CB	CB	CO	CB	CB	CO	DD	A8 FD
	5	AF	AB	AB	AA	AB	AC	AD	AE	C B	CB
		CO	CB	CB	СВ	CB	CB	CB	CB	DD C8	AE FD C8
		07	80	01	82	83	84	85	86	d	48
		CB	CO	CB	CO	CB	CB	CO	CB	M	80.
	7	0 F	BB	08	BA	88	BC .	80	06	CB	CB
	_	CN	CB	CO	CB	CB	CII	-	-	DD C8	38
	0	C7	CO	CI	C2	C3	CA	CS	CB	- 10	CB CB
		CB	CB	CB	ļ ———	-		-		DD CB	GB CB
	1	CF	CB	CB	CB	CB CB	CB	CB	CO	CB	CB
	-	C0	CB	CB	CB			-	CE	50	CE
	2	D7	00	DI	D2	CB D3	C8 D4	CB D5	CB	CB	CB
		CB		-		-		-	D6	Da	226
SET	3	DF.	CB DB	CB	CB DA	CO DB	CB DC	CB	60	CS	CB
81T		C8	CB -	CO				DD	DE	3:0	D.E
SET"	4	E7	EO	E1	CB E2	CO	CO	C.8	CO	Č8	C8
				-		€3	E4	E5	E6	6.0	84
	5	CB EF	Cn En	C8	CB	CB	CB	CB	CB	C8 00	CB CB
				EO	EA	EB	EC	ED	EE	- 55	-88-
		CB F2	CB	CB	CO	CB	CO	CB	CB	00 C8	- CB
			FO	F1	F2	F3	F4	F5	FG	FB	6.5
	7	CB	CO	CB	CB	C8	CB	CB	CII	CB	CS
		FF	FB	FØ	FA	FB	FC	FD	FE	1 d	FE

BIT SET, RESET AND TEST GROUP

	Symbolic					100					0	p Cod	la	No. of	No.of M	Ne.of T	1	
Macmonic	Operation	\$	12		н		P/V	N	C	76	543	218	Her	Byros	Cycles	States	Comme	ets.
BIT b. r	Z + Tb	X	1	Х	1	X	X	0		11	001	011	CB	2	3	8	1	1 Reg
				i						01	b	r					000	B
BIT b, [HL]	Z - (HL)	X	1	Х	1	Х	х	0				811	CB	2	3	12	001	C
817 b. (1X+d]h	2 - (iX+d)h									01	b	110		1			810	0
BILE, (1X+01)	T - fix+qip	Х	1	×	1	X	X	0			011		00	4	5	20	011	E
										1		011	CB				100	Н
										01	ıŝ	118					101	1 1
										101	ь	118			1		111	I A
BIT b, (IV-dla	Z - (IY+d)	l x	2	х	1	x	X	0		100	111	181	FD	4		28	000	Ort Test
		"		^		l ^	^	۰	1			011	CB	1	3	28	000	1 .
			ì							1.	4	-	-				010	2
										01	i.	110					010	3
																	100	4
																	181	5
																	110	6
																	111	7
SET b, r	/b + 1			Х	٠	X	•	۰	۰			811	CB	2	2	В		,
SET IL (HL)	i									M		8						
DET B. (ML)	IHUb + I	•	•	X	۰	Х		۰				311	CIII	2	4	15		
SET b. (IX+d)	(IXedla = 1			х						(III)		110						
SET III, (TA YE)	HY-MIP - 1	١.	•	X	•	Х	•	•	١.			101		4	6	23		
										"	d 1	011	CB					
										1111		118						
SET b. (Yedl	(IY+d)b - 1			х		х					111	181	FD	4		23		
						ľ						011	CO	•		43		
											4		**					
			ΓA							E1	8	118						
RES b. s	s ₀ - 0		٠	X	٠	Х	•	٠	٠	10						1	To form	new D ₀
	s mr, (ML),																Code repl	
	(EX+d),																al SET b.	
	(IY+d)											- 1						s and time
				- 1													states for	
	F .	1		- (- 1												instructio	in

Notes The notation sp indicetes bit is (0 to 7) or location s.

Flag Notation \bullet * flag not effected, 0 = flag reset, 1 * flag set, X * flag is unknown,

* flag is affected according to the result of the operation.

JUMP GROUP

CONDITION

			UR C090	E480+	EARST	21.00	100s 00.15	Padity EVEO	PARITY 0100	116a 901	9368 193	0F6 0 / 0
JUMP 'JP'	IMMED. Ext	nn n	0 0	DA n	02 n	CA h	C2 #	EA B	E2 n	FA n n	f2 n	
JUMP 'IR'	RELATIVE	PC - n	10	38 n 2	30 e 2	28 n 2	20 e 2					
JUMP 1JP		(HL)	EB									
IAMA .No.	REG	(IX)	00 E9									
JUMP 'JP'		(IYI)	F0 E9									
DECREMENT B, JUMP IF NON 2ERO 'DJN2'	RELATIVE	PC s										10 8 2

JUMP GROUP

	Symbolic	L			Fle	4				1.		Jp-Co	lo .			No.of T	
Meemons	Operation	8	Z		Н		2/V	R	C	78	543	210	Hex	Bytes	Cycles	States	Comments
JP nn	PC = ne	•	•	X		Х	•	•	•	11	000	011	C3	3	3	10	
										ŀ	В				1		
					b. 1					-	n						cc Condition
IP cc, nn	Il condition co			Х		X				11	23	010		3	3	10	000 NZ non zero
	is true PC - nn,										п						001 Z 2010
	atherwise									ŀ	n						010 NC non carry
	continue								ш	1							011 C carry
										ш							100 PO pority od
										н							101 PE parity eve
										н							110 P sign posti
FR a	PC - PC+n			х		х				00	011	000	18	2	13	12	111 M. sign negat
				1						-	p-2			1	1	1	Tre [m a-printpri
JR C. e	II C = 0.			x		х						000	38	2	2	2	If condition not met
	continue										+2			"	l"	Ι.	
	II C = 1.									Ι.				2	3	12	If condition is not
	PC - PC+e													١.	1	1.	Tr comprehent to men
JR NC. o	II C = 1.			l x		х			١.	86	110	000	30	,	2	2	If condition not met
	continue										0.2			Ι.		1	TO QUITAL TO CHILD
	If C = Q.									1		-		2	3	12	N condition is met
	PC - PC+v													1.	1"		Tr Government to men
IR Z. n	11.2 - 0			x		х			١.	BB	101	000	28	2	2	2	If condition not met
	continue			1	1	^		1	1		e-2		40	1 *			Tr constroll mot lines
	II Z = 1.						1			1		- 1		2	3	12	If condition is met
	PC - PC+e		1											1 *	1	74	11 Condition is mili
18 NZ. s	H 2 = 1.			x		х			١.	no	100	000	20	2	2	2	If condition not met
771 7482 0	continue	1	1	^	1	^		1	1		e-2		20		1"	,	ti counties net me:
	11 Z = 0.		1							"	4.5			2	3	12	Il condition is met
	PC - PC+e													4	1,	14	11 Chaldidabu of mar
IP (H1)	PC - HL		١.	×		x			١.	١.,		801	E9	1	1	A	
N. (AIT)	LC - HL	٠.	11	^	١.	^	1	•	ľ	10	101	991	6.3	1	1"	1	
IP (CC)	PC - IX	١.	١.	x		×			١.	١.,		101	00	,	,		
Nr (CA)	PC - IX	١.	١.	^	*	^	1	٠.	ľ			001	ES	4	12	1.	
SP (IY)	PC - IY		١.	١.	١. ا	١		١.	١.	11.					١.	١,	
ar (IT)	PC - 11	•		X	١.	Х		١.	ľ			101	FO	3	2	8	
										111	101	001	E.9				
DJNZ, e	8 - 81			х		х				00	010	000	10	2	2		HB-0
	H B = 0.						1			-	+2			-			
	continue		1														
	11 B # 0.													2	3	13	11 8 4 9
	PC - PC+e													1 *	,	10	
	10 - 1044			j.)			I	1	1		-		ı	7		

Notes: a supresents the extension in the relative addressing mode.

s at a signed two's complement number in the range <126, 129>

e-2 in the op-code provides an effective address of pc+e as PC is incremented by 2 prior to the addition of a

Flag Notation. • * flag not affected, 0 * flag reset, 1 * Rag set, X * flag is unknown,

1 . flag is affected according to the result of the operation.

	ĸ.	-	**	

										-		
			UN- CORO.	CARRY	NOR	ZERO	A OR ZERO	PARITY EVEN	PARITY	SIGR REG.	SIGR POS.	REG.
'CALL'	IMMED. EXT.	RA	n n	9 B	D4 n	33 8	C4 n	8 B	E4 n	FC n	F4 B	
RETURN 'RET'	REGISTER INDIR.	(SP+1)	C3	DB	00	CII	СО	EB	€0	FB	FO	
RETURN FROM INT'RETI'	REGISTER INDIR.	(SP) (SP+1)	E0 40									
RETURN FROM NOR MASKABLE INT 'RETN'	REGISTER IROIR.	(SP) (SP+1)	ED 45									

NOTE - CERTAIN
FLAGS HAVE MORE
THAN ORE PURPOSE.
REFER TO 280 CPU
TECHRICAL MANUAL
FOR OETAILS.

RESTART GROUP

		0P	
		COGE	
	0000H	C7	'MST O'
	0008 H	CF	'RST 8'
C A L	0010 _N	07	'RST 18'
L A	9018 _H	OF	'RST 24'
0 0 8	0020 _H	E7	'RST 32'
E S	0028 _H	EF	'RST 40'
	0030H	F7	'RST 48'
	0038 _H	FF	'AST 56'

	Symbolic				Fla	qs.				1		p-Coo		Ro. of		Reaf T		
Magagnig	Operation	\$	7		N.	-	PN	N.	C	78	543	210	Hex	Bytes	Cycles	States	Comments	
CALLIN	(SP 1) - PCH	•	•	X	•	X	•	•		31	001	101	CB	3	5	17		
	(SP 2) - PCL										n	-						
	PC - an									-	n	•						
CALLES, ME	Il condition			х		х		٠	٠	31	66	100		3	3	10	If or is false	
	ce is falsii									-	n							
	continue,										п	-		3	5	17	If cc is true	
	otherwise																	
	CALLen																	
	CALLEN																	
RET	PCL - (SP1			Х		Х			٠	31	001	001	CS	1	3	10		
	PCH - (SP+1)					П												
RET cc	Il condition			×		X				11	SE.	000		1	1	5	II cc a false	
	cc es fatse																	
	continue,													1	3	11	If cc is true	
	otherwise																cc 1 Cond	rispin
	same as																000 RZ	ueu seco
	RET																001 Z	101.0
RETI	Return from			х		×					101	101	ED	2	4	14	010 RC	DBB CATTY
	interrupt	1		^		^	1				001		40	4		14	100 PO	persty edi
RETRI	Return from			х		X		٠			101		ED	2	4	14	101 PE	pority eve
	non maskable									BI	000	101	45				110 P	Sign positi
	interrupt																111 M	tign negat
RST	ISP-1) - PCH			х		х				11		111		1	3	11		
	(SP-2) - PC																	
	PCH - 0																	
	PCL + p																	
																	1 p	
																	900 00H	
																	001 08H	
																	010 10H	
					1												100 20H	
																	101 28H	
		1															110 30H	
		1	1	1	1					11							111 38H	

1 RETN leads IFF2 * IFF8

Fine Retation:

* * flag not effected, 0 * flag reset, 1 * flag set, X * flag is unknown,

* = flag is affected eccording to the result of the operation.

			PORT A	DORESS	
			IMMED.	REG.	
			п	(C)	
	R	A	08	ED 78	
	G	B		E0 40	
	A O	С		E0 48	
INPUT 'IN'	0 R	0		E0 50	
	E .	E		ED 58	
	S	н		ED 60	
	N G	l,		ED 68	
'INI' - INPUT & Inc HL, Dic 0				ED A2	1
'INTR' INP, (or HL,				EO	BLOCK INPUT
Dec B, REPEAT IF B/O 'IND' - INPUT &	INOIR	(HL)		E O	COMMANDS
Oec HL, Oec B 'INDR'-INPUT, Dec HL				ED ED	
Dec B, REPEAT IF BIO				BA	V

OUTPUT GROUP

\$			

COMMANDS

			REGISTER								
			A		c	D	E	н	i.	(HL)	
	ПЗММЕ		D3								
'0UT'	REG.	(C)	£0 79	€D 41	E O 4S	ED 51	E 0 58	ED 61	ED 69		
'OUT(' - OUTPUT Inc HL, Dec b	REG.	(C)								ED A3	
'OTIR' - OUTPUT, Inc HL. Dec B, REPEAT IF BIO	REG.	(C)								E0 B3	BLOCK
OUTO' - DUTPUT Dec HL Bec B	REG	(C)					_			ED AB	COMMAN
"OTOR"-OUTPUT, Dec HL Dec B, REPEAT IF B # 0	REG.	(C)								ED 8B	

PO	R1	1				
) E	\$1	1N	A	TI	0	N
AΠ	D	RF	53			

INPUT DESTINATION

	Symbolic	Figgs									No of No.of M No.of T						
Measure	Decation	\$	Z		H		P/V	H	C		543		Hex	Bytes	Cycles	States	Comments
IN A. (n)	A = (n)	•		Х	•	Х		•		11	011		OB	2	3	11	n to A0 ~ A7
										٠	п	-					Acc to AB - A
N r, I C)	F = 103	1	1	Х	1	X	P	0		,11	101		ED	2	3	12	C 10 Ap ~ A7
	(1 7 = 116 only									01	- 1	000					8 10 Ag - A15
	the flags will																
	be effected														1		
			(T)														
iful	(HL) - (C)	X	1	Х	X	X	X	-1		11	101	101	ED	2	4	16	C 10 Ap ~ Ay
	8 - 8 1									10	100	010	A2				B to Ag - A15
	HL - HL . T																
INTR	(ML) - (C)	х	1	×	Х	Х	×	1		11	101	101	ED	2	5	21	C10 A0 - A7
	8 - 8 1				,					10	110	010	8.2		(II 8 # DI		B to Ag - A15
	HE - HE +1													12	4	,16	
	Repost until						4	1							111 B + 0		
	B - D																
	1 -		di	1										1			
IND	(HE) - (C)	X	1	×	×	X	×	1		11	101	101	EO	2	4	16	C 10 A0 - A7
	8 - 8 1						1			10	101	010	AA				B to Ag ~ A15
	HL - HL 1																
INDR	(HL) - (C)	×	1	х	х	X	х	1		11	101	101	60	2	5	21	C10 A0 - A7
	B = B 1					1		1		10	111	010	BA		(1) 8 / 0		Bru Ag - Ags
	HL - HL 1		П							1				2	4	16	
	Report until									١.				-	1118-0		
	8-0			1												γ.	
DUT (n), A	(n) - A			X		х				111	010	011	03	2	3	11	n to Ao ~ Ay
DD1 (10), 14	MIT - PA										-			1			Acc to Ag - A
007 (0), r	(C) - 1			×		×		١.	١.	11		101	ED	2	3	12	C 10 Ap - A7
00110,1	167 - 1		1.	-	1						1	001		1			B to Ag ~ A15
			(0)														0 13
DUTI	(C) - (HE)	Х	1	Х	Х	X	×	1.		111	101	101	ED	2	4	(18	C to Ag ~ A2
0011	B - B 1	-	1'	1 -4	1		-	11				011	A3		ļ	1.0	B 10 AB ~ A15
	HL - HL + 1		1				٧.			1							
OTIR	161 - (HL)	х	1	1 %	X	X	×	1.1	١.	111	101	101	EO	2	5	.21	C10 A0 - A7
U	B - B 1	_ ^	1	100	-	1"	1	1				011	83		THE FO		8 to Ag ~ Ag
	HL - HL + 1			1						1"			-	12	4	16	1
	Repeat until													1	III B = 0	1	
	8 = 0								1							`	
	0-0		(0)														
OUTD	(C) - (HL)	×	1	×	Х	×	. х	lı.		111	101	101	ED	2	4	16	C 10 A0 - A1
0010	B = B I			1^	^	^	1 ^	Ι.	-			011	AB		1	1	8 to Ag - A11
	HL - HL 1									.,		91.	740				
OTOR	(C) - (HL)	х	,	х	1 x	Х	X	1	١.	111	10	101	EO	2	5	21	C to A0 - A7
UIUK		- ^	١,	1^	1 ^	. ^	1 ^		1			011	80	1	1118 40		8 to Ag ~ Ag
										110		UII	80	2	4	16	A to tell to be
	HL - HL 1	1												1	111 8 - 0		
	Repeat until			1													
	8 = 0		ţ		1				1					1		9	1

Notes: $-(1)^{\circ}$ If the result of B -1 is zero the Z flag it set, otherwise it is reset.

Flag Notation . . . Blag not effected, 0 . flag reset, 1 . Blag set, X . Blag is unknown, - lieg is effected according to the result of the operation.

MASKABLE (INT)

Made B


Place instruction onto Data Bus during INTA . M1 . IORO like 8080A

Mode 1

Restart to 38_M or 56₁₀ I'RST 56'7

Mode 2

Used by ZBQ Peripherals



NON MASKABLE (NMI)

Restart to 66_M or 10210

INTERRUPT ENABLE/DISABLE FLIP FLOPS

Action	IFF ₁ IFF ₂	
CPU Reset	0 1	
01	0 0	
EI	1 1	
LO A. I		IFF ₂ ~ Parity
10 A. R		IFF2 - Perin
Accept NMI	0 •	
RETN	1FF2 •	IFF2 - IFF1
Accept INT	0 0	
RETI		

[&]quot; • " indicates no change

REGISTER SELECTION

SELECT LINES		REGISTER SELECTED	
C/8	B/A	MERIZIEM ZECECIED	
0	0	A Date	
0	1	B Oeta	
1	0	A Control	
1	1	R Control	

LOAD INTERRUPT VECTOR

07					00							
V7	VE	V5	V4	V3	V2	VΊ	0	Control Register				

ET OPERATING MODE

07				T		T	v -	0.0	
M1	MO	Х	1	(1	1	1	1	Control Registe
	Medt Nerr	sher	MI	MB		-4	Mode		
	0		0	0			Output		
	1		0	1			Input		
	2		1	0			Bedreption	al .	
	- 1						B. Cannot		

If Made 3 selected, the next control word to the PIO is

07							0.0	
1/07	1/08	1/05	1/04	1/03	1/02	1/01	1/00	Control Register
-	-	170	e F Sets I	bit to Inpu	í	ė	-	

I/O = 0 Sets bit to Output

SET INTERRUPT CONTROL

07							00	
Int	AND/ DR	High/ Low	Mosk Follows	0	1	1	1	Control Register

ME 7	Misc	MBs	MBa	MB1	MB2	W01	MB ₀	Control Registe
PG 7	MRE.	MB5	MO4	-03	MUZ	W01	400	Control region

ENABLE / DISABLE INTERRUPTS

07							00	
Inq Enable	х	х	х	0	0	1	1	Control Register

SIO PROGRAMMING SUMMARY

REGISTER SELECTION

SELEC.	T LINES CS ₆	CHANNEL SELECTEO	PRIORITY
9	0	0	Highest
0	1	1	
* }	0	2	
1	1	3	Lowest

READ - DOWN COUNTER

WRITE - CONTROL REGISTER


LOAD INTERRUPT VECTOR





XX is the binary equivalent of interrupting channel number

SET OPERATING MODE



If Load Time Constant * I the next control word is the Time Constant:

Time Content



CTC Channel interrupts when 01H is decremented to 00H

me Content	Decimal counts to interrupt
01 _H	1
FFH	255
00H	256

CHANNEL SELECTION

C/D	B/A	FUNCTION
0	0	Channel A Date
0	1	Channel B Data
\$	8	Channel A Commands/Status
1	1	Channel B Commands/Status

READ REGISTERS








*Can Only So Reed Sy Channel S

READ REGISTER 1




WRITE REGISTERS



WRITE REGISTER 4


WRITE REGISTER 5



WRITE REGISTER 6

X64 CLOCK MODE

WRITE REGISTER 7



STATUS AFFECTS VECTOR (D2I (FROM WRITE REG 1)

If this mode is selected, the vector returned from an interrupt acknowledge cycle will be variable according to the following

	V3	V2	V ₁	
	0	0	0	Ch B Transmit Buffer Empty
	0	0	1	Ch B External/Status Change
Ch B	0	1	0	Ch B Receive Character Available
	0	1	1	Ch B Special Receive Condition
	1	0	0	Ch A Transmit Buffer Empty
	1	0	1	Ch A Externel/Status Change
Ch A	1	1	0	Ch A Receive Character Available
	1 1	1	1	Ch A Special Receive Condition

If this bit is 0, the lixed vector programmed in the vector register is returned.